# Digital Semiconductor

# DECchip 21050 PCI-to-PCI Bridge

# Product Brief

***March 1995***



## Description

The DECchip 21050 PCI-to-PCI Bridge (21050) is a low-cost, high-performance bridge that expands the electrical capacity of PCI systems (Alpha, Pentium, and x86). The 21050 allows motherboard designers to add more PCI devices or more PCI option card slots than a single PCI bus can support. Option card designers can use the 21050 to implement multiple-device PCI option cards. The 21050 can also isolate traffic between devices on one PCI bus from devices on other PCI buses. This is a major benefit to system performance in some applications such as multimedia.

An evaluation and development board (21A50-01) is available for developers to develop software for the 21050 and evaluate its functionality.

## Features

- Implements Revision 2.0 PCI-compliant drivers
- Supports two 32-bit PCI buses
- Operates at maximum frequency of 33 MHz
- Provides concurrent primary and secondary bus operation
- Conditionally forwards the following transactions:
  - All memory read and write transactions in either direction
  - I/O read and write transactions in either direction
  - Configuration read and write transactions in the downstream direction
  - Configuration write transactions to special cycles in either direction
- Provides memory transaction filtering through two programmable memory address regions —one prefetchable and one non-prefetchable
- Provides I/O transaction filtering through one programmable memory I/O address region
- Provides ISA-awareness for I/O transaction filtering
- Supports forwarding of video graphics adapter (VGA) memory and I/O addresses, and snooping of VGA palette I/O writes
- Provides master latency timers and target wait timers that limit the amount of latency on either bus
- Provides up to eight dwords (32 bytes) of write posting in both directions for memory write transactions
- Provides read prefetching for memory read transactions
- Provides dual-address transaction forwarding in the upstream direction
- Supports seven secondary bus clock outputs
- Provides programmable rotating arbiter supporting up to six secondary bus masters
  - Can be disabled through the **s_cfn_l** input pin
- Provides pins for buffer empty status and write-posting control
- Supports **perr** and **serr** signals with error-checking functionality
- Provides concurrent resource lock operation
- Propagates locks across the bridge

## DECchip 21050 PCI-to-PCI Bridge on the System Board

The 21050 allows the PCI bus to expand its electrical capacity by allowing additional PCI devices and PCI option card slots.




## DECchip 21050 PCI-to-PCI Bridge on Option Cards

The 21050 allows the PCI bus to support multiple components on option cards. Option cards are restricted to a single connection per PCI signal in the *PCI Local Bus Specification*.



digital

| Characteristics | |
|---|---|
| **Characteristic** | **Specification** |
| Power supply | Vss 0.0 V, Vdd 5 V ± 5% |
| Operating temperature | Tj maximum = 100°C |
| Storage temperature range | –55°C to 125°C |
| Power dissipation @ Vdd = 5.25 V and Frequency = 33 MHz | 1.7 W maximum |
| Package | 208-pin PQFP |

## For More Information

To learn more about the availability of the DECchip 21050 PCI-to-PCI Bridge or the 21A50-01 evaluation board, contact your local semiconductor distributor. To learn more about Digital Semiconductor's product portfolio, contact the Digital Semiconductor Information Line:

1-800-332-2717
1-800-332-2515 (TTY)

Outside North America, call:

+1-508-568-6868

While Digital believes the information in this publication is correct as of the date of publication, it is subject to change without notice.

© Digital Equipment Corporation 1994, 1995.

All rights reserved.
Printed in U.S.A.

EC–Q9Y0B–TE

DECchip, Digital, and the DIGITAL logo are trademarks of Digital Equipment Corporation.

Digital Semiconductor is a Digital Equipment Corporation business.

Pentium is a trademark of Intel Corporation.

All other trademarks and registered trademarks are the property of their respective holders.